← Back to job listings
CA
ASIC Core DFT Technical Leader - Scan, ATPG, Bist
careers.cisco.com · San Jose, California, United States of America
About The Role
Exciting opportunity for an ASIC Engineering Technical Leader to drive the design and implementation of next-generation networking hardware. Lead DFT integration, collaborate with cross-functional teams, and shape innovative chip solutions for enterprise and service provider environments. Join us to make a significant impact in the cutting-edge technology landscape.
This is an external listing. JobSpring does not represent or verify the employer. Report this listing
JobSpring