← Back to job listings
CA
Technical Lead, Power Analysis and Optimization
careers.cisco.com · San Jose, California, United States of America
About The Role
Join us as an ASIC Design Technical Leader and drive the development of next-generation silicon architectures for web-scale and service provider networks. Collaborate with top-tier engineers, leverage your expertise in SDC, timing constraints, and ASIC design, and shape the future of innovative networking chip technology.
This is an external listing. JobSpring does not represent or verify the employer. Report this listing
JobSpring